





	Y86 Instruction Set #1
Byte	$-\frac{1}{2} + \frac{1}{2} + 1$
halt	0 0
nop	1 0
cmovXX rA, rB	2 fn rA rB
irmovl <b>V, rB</b>	3 0 8 rB V
rmmovl rA, D(rB)	4 0 rA rB D
mrmovl D(rB), rA	5 0 rA rB D
OP1 rA, rB	6 fn rA rB
jxx Dest	7 fn Dest
call <b>Dest</b>	8 0 Dest
ret	9 0
pushl <b>rA</b>	A 0 <b>rA</b> 8
popl <b>rA</b>	B 0 <b>rA</b> 8
1	With Slides from Bryant and O'Hallaron




Byte	Y86 Instruction Set #2 rrmovi 20
halt	cmovle 2 1
	cmov1 2 2
nop	cmove 2 3
cmovXX rA, rB	2 fn rA rB cmovne 2 4
irmovl <b>V, rB</b>	3 0 8 rB V cmovge 2 5
rmmovl rA, D(rB)	4 0 rA rB D
mrmovl D(rB), rA	5 0 rA rB D Cmovg 2 6
OP1 rA, rB	6 fn rA rB
jxx Dest	7 <mark>fn</mark> Dest
call <b>Dest</b>	8 0 Dest
ret	9 0
pushl <b>rA</b>	A 0 <b>rA</b> 8
popl <b>rA</b>	B 0 <b>rA</b> 8
	With Slides from Bryant and O'Hallaron











Arithmetic and Lo	gical Operations
Instruction Code Add addl rA, rB 6 0 rA rB Subtract (rA from rB) subl rA, rB 6 1 rA rB	<ul> <li>Refer to generically as "OP1"</li> <li>Encodings differ only by "function code" <ul> <li>Low-order 4 bytes in first instruction word</li> </ul> </li> <li>Set condition codes as side effect</li> </ul>
And andl rA, rB 6 2 rA rB	
Exclusive-Or	
With Slides from Bryant and O'Hallaron	

Move Operations	
rrmovl rA, rB 2 0 rA rB	Register> Register
irmovl V, rB 3 0 8 rB V	Immediate> Registe
rmmovl rA, D(rB) 4 0 rA rB D	Register> Memory
mrmovl D (rB), rA 5 0 rA rB D	Memory> Register
<ul> <li>Like the IA32 mov1 instruction</li> <li>Simpler format for memory addresses</li> <li>Give different names to keep them distinct</li> </ul>	
With Slides from Bryant and O'Hallaron	


IA32 movl \$0xabcd, %edx	Y86 irmovl	\$0xabcd, %edx	Encoding 30 82 cd ab 00 00
movl %esp, %ebx	rrmovl	%esp, %ebx	20 43
movl -12(%ebp),%ecx	mrmovl	-12(%ebp),%ecx	50 15 f4 ff ff ff
movl %esi,0x41c(%esp)	rmmovl	%esi,0x41c(%esp)	40 64 1c 04 00 00
<pre>movl %eax, 12(%eax,%edx) movl (%ebp,%eax,4),%ecx</pre>		-	




Jump Instru	ctions
Jump Unconditionally	
jmp Dest 7 0 Dest	<ul> <li>Refer to generically as "jxx"</li> </ul>
Jump When Less or Equal	<ul> <li>Encodings differ only by "function code"</li> </ul>
jle Dest 7 1 Dest	<ul> <li>Based on values of condition</li> </ul>
Jump When Less	codes
jl Dest 7 2 Dest	<ul> <li>Same as IA32 counterparts</li> </ul>
Jump When Equal	Encode full destination address
je Dest 7 3 Dest	<ul> <li>Unlike PC-relative addressing seen in IA32</li> </ul>
Jump When Not Equal	
jne Dest 7 4 Dest	
Jump When Greater or Equal	
jge Dest 7 5 Dest	
Jump When Greater	-
jg Dest 7 6 Dest	
With Slides from Bryant and O'Hallaron	





Stack Operations
<ul> <li>pushl rA A O rA F</li> <li>Decrement %esp by 4</li> <li>Store word from rA to memory at %esp</li> <li>Like IA32</li> </ul>
<ul> <li>popl rA B 0 rA F</li> <li>Read word from memory at %esp</li> <li>Save in rA</li> <li>Increment %esp by 4</li> <li>Like IA32</li> </ul>
With Slides from Bryant and O'Hallaron





Miscellaneous Instructions
nop 1 0
<ul> <li>Don't do anything</li> </ul>
halt 0 0
<ul> <li>Stop executing instructions</li> </ul>
<ul> <li>IA32 has comparable instruction, but can't execute it in user mode</li> </ul>
<ul> <li>We will use it to stop the simulator</li> </ul>
<ul> <li>Encoding ensures that program hitting memory initialized to zero will halt</li> </ul>
With Cliffs from December of Cliffs and
 With Slides from Bryant and O'Hallaron






















Y86 Program Structu	re #2
<pre>init: irmovl Stack, %esp # Set up SP irmovl Stack, %ebp # Set up FP call Main</pre>	<ul> <li>Program starts at address 0</li> <li>Must set up stack</li> <li>Must initialize data</li> <li>Can use symbolic names</li> </ul>
With Slides from Bryant and O'Hallaron	





c	imulating VR	6 Process			
5	imulating Y8	5 Program			
unix> yis len.yo					
Instruction set	simulator				
		ction on processor state			
•	ges in state from ori	•			
Changes to reg	-	Status 'HLT', CC Z=1 S=0 O=0			
%eax:	0x0000000	0x00000004			
%ecx:	0x0000000	0x0000004			
%edx:	0x0000000	0x0000028			
%esp:	0x0000000	0x0000100			
%ebp:	0x00000x0	0x0000100			
Changes to memo	ory:				
0x00ec:	0x0000000	0x00000f8			
0x00f0:	0x0000000	0x0000039			
0x00f4:	0x00000x0	0x0000014			
0x00f8:	0x00000x0	0x0000100			
0x00fc:	0x00000x0	0x0000011			
With Slides	from Bryant and O'Hallaron				

	<ul><li>Complex Instruction Set Computer</li><li>Dominant style through mid-80's</li></ul>
•	<ul> <li>Stack-oriented instruction set</li> <li>Use stack to pass arguments, save program counter</li> <li>Explicit push and pop instructions</li> </ul>
	<ul> <li>Arithmetic instructions can access memory</li> <li>addl %eax, 12(%ebx,%ecx,4)</li> <li>requires memory read and write</li> <li>Complex address calculation</li> </ul>
•	Condition codes <ul> <li>Set as side effect of arithmetic and logical instructions</li> </ul>
•	<ul> <li>Philosophy</li> <li>Add instructions to perform "typical" programming tasks</li> </ul>

## **RISC Instruction Sets**

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)
- Fewer, simpler instructions
  - Might take more to get given task done
  - Can execute them with small and fast hardware
- Register-oriented instruction set
  - Many more (typically 32) registers
  - Use for arguments, return pointer, temporaries
- Only load and store instructions can access memory
  - Similar to Y86 mrmovl and rmmovl
- No Condition codes
  - Test instructions return 0/1 in register

With Slides from Bryant and O'Hallaron

CISC vs. RISC		
	Priginal Debate • Strong opinions! • CISC proponentseasy for compiler, fewer code bytes • RISC proponentsbetter for optimizing compilers, can make run	
	<ul> <li>fast with simple chip design</li> <li>urrent Status</li> <li>For desktop processors, choice of ISA not a technical issue <ul> <li>With enough hardware, can make anything run fast</li> <li>Code compatibility more important</li> </ul> </li> <li>For embedded processors, RISC makes sense <ul> <li>Smaller, cheaper, less power</li> </ul> </li> </ul>	
	<ul> <li>Most cell phones use ARM processor</li> </ul>	
	With Slides from Bryant and O'Hallaron	

## Summary

- Y86 Instruction Set Architecture
  - Similar state and instructions as IA32
  - Simpler encodings
  - Somewhere between CISC and RISC
- How Important is ISA Design?
  - Less now than before
    - + With enough hardware, can make almost anything go fast
  - Intel has evolved from IA32 to x86-64
    - Uses 64-bit words (including addresses)
    - Adopted some features found in RISC
      - More registers (16)
      - Less reliance on stack

With Slides from Bryant and O'Hallaron