Virtual Memory: Concepts

CSci 2021: Machine Architecture and Organization Lecture #27-28, April 1st-3rd, 2015

Your instructor: Stephen McCamant


Based on slides originally by:

Randy Bryant, Dave O'Hallaron, Antonia Zhai

Today


- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

A System Using Physical Addressing



 Used in "simple" systems like embedded microcontrollers in devices like cars, elevators, and digital picture frames

A System Using Virtual Addressing



- Used in all modern servers, desktops, and laptops
- One of the great ideas in computer science

Address Spaces

 Linear address space: Ordered set of contiguous non-negative integer addresses:

 $\{0, 1, 2, 3 \dots \}$

■ Virtual address space: Set of N = 2ⁿ virtual addresses {0, 1, 2, 3, ..., N-1}

■ Physical address space: Set of M = 2^m physical addresses {0, 1, 2, 3, ..., M-1}

- Clean distinction between data (bytes) and their attributes (addresses)
- Each object can now have multiple addresses
- Every byte in main memory: one physical address, one (or more) virtual addresses

Why Virtual Memory (VM)?

- Uses main memory efficiently
 - Use DRAM as a cache for the parts of a virtual address space
- Simplifies memory management
 - Each process gets the same uniform linear address space
- Isolates address spaces
 - One process can't interfere with another's memory
 - User program cannot access privileged kernel information

Today

- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

| Virtual memory is an array of N contiguous bytes stored on disk. | The contents of the array on disk are cached in physical memory (DRAM cache) | These cache blocks are called pages (size is P = 2P bytes) | Virtual memory | Physical memory | PP 1 | PP 1 | PP 1 | PP 2 | PP 1 | PP 2 | PP 2 | PP 3 | PP 3 | PP 4 | PP 4 | PP 4 | PP 5 | Cached in DRAM | Physical pages (PPs) | Cached in DRAM | Physical pages (PPs) | Cached in DRAM | Physical pages (PPs) | Cached in DRAM | PP 5 | PP


DRAM Cache Organization

- DRAM cache organization driven by the enormous miss penalty
 - DRAM is about 10x slower than SRAM
 - Disk is about 10,000x slower than DRAM
- Consequences
 - Large page (block) size: typically 4-8 KB, sometimes 4 MB
 - Fully associative
 - Any VP can be placed in any PP
 - Requires a "large" mapping function different from CPU caches
 - Highly sophisticated, expensive replacement algorithms
 - Too complicated and open-ended to be implemented in hardware
 - Write-back rather than write-through


Page Tables ■ A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages. Per-process kernel data structure in DRAM Physical memory (DRAM) VP 1 disk address PTE 0 0 (disk) 0 PTE 7 1 VP 1 Memory residen VP 2 page tabl (DRAM) VP 3 VP 4


Page Hit


 Page hit: reference to VM word that is in physical memory (DRAM cache hit)




Page Fault: reference to VM word that is not in physical memory (DRAM cache miss) Virtual address Physical page number or (DRAM) Virtual address PTE 0 null VP 1 PPTE 7 NP4 PPTE 7 VP 2 PPTE 7 VP 2 PPTE 7 VP 2 PPTE 7 VP 3 PPTE 7 VP 3














Virtual memory works because of locality At any point in time, programs tend to access a set of active virtual pages called the working set Programs with better temporal locality will have smaller working sets If (working set size < main memory size) Good performance for one process after compulsory misses If (SUM(working set sizes) > main memory size) Thrashing: Performance meltdown where pages are swapped (copied) in and out continuously



















VM Address Translation


- Virtual Address Space
 - V = {0, 1, ..., N-1}
- Physical Address Space
 - P = {0, 1, ..., M-1}
- Address Translation
 - MAP: V → P U {Ø}
 - For virtual address a:
 - MAP(a) = a' if data at virtual address a is at physical address a' in P
 - MAP(a) = Øif data at virtual address a is not in physical memory
 - Either invalid or stored on disk


Summary of Address Translation Symbols

- Basic Parameters
 - N = 2ⁿ: Number of addresses in virtual address space
 - M = 2^m: Number of addresses in physical address space
 - P = 2^p : Page size (bytes)
- Components of the virtual address (VA)
 - TLBI: TLB index
 - TLBT: TLB tag
 - VPO: Virtual page offset
 - VPN: Virtual page number
- Components of the physical address (PA)
 - PPO: Physical page offset (same as VPO)
 - PPN: Physical page number
 - CO: Byte offset within cache line
 - CI: Cache index
 - CT: Cache tag









Page table entries (PTEs) are cached in L1 like any other memory word PTEs may be evicted by other data references PTE hit still requires a small L1 delay Solution: Translation Lookaside Buffer (TLB) Small hardware cache in MMU

Maps virtual page numbers to physical page numbers Contains complete page table entries for small number of pages

TLB Hit

CPU Chip

TLB

VPN


VA


MMU


PA

Cache/
Memory

A TLB hit eliminates a memory access







Summary Programmer's view of virtual memory Each process has its own private linear address space Cannot be corrupted by other processes System view of virtual memory Uses memory efficiently by caching virtual memory pages Efficient only because of locality Simplifies memory management and programming Simplifies protection by providing a convenient interpositioning point to check permissions