The Memory Hierarchy CSci 2021: Machine Architecture and Organization Lecture #24-25, March 25-27th, 2015

Your instructor: Stephen McCamant

Based on slides originally by:

Randy Bryant, Dave O'Hallaron, Antonia Zhai

Today

- Storage technologies and trends
- Locality of reference
- Caching in the memory hierarchy

Random-Access Memory (RAM)

Key features

- RAM is traditionally packaged as a chip.
- Basic storage unit is normally a cell (one bit per cell).
- Multiple RAM chips form a memory.

■ Static RAM (SRAM)

- Each cell stores a bit with a four or six-transistor circuit.
- Retains value indefinitely, as long as it is kept powered.
- Relatively insensitive to electrical noise (EMI), radiation, etc.
- Faster and more expensive than DRAM.


■ Dynamic RAM (DRAM)

- Each cell stores bit with a capacitor. One transistor is used for access
- Value must be refreshed every 10-100 ms.
- More sensitive to disturbances (EMI, radiation,...) than SRAM.
- Slower and cheaper than SRAM.


SRAM vs. DRAM Summary

	Trans. per bit	Access time	Needs refresh?		Cost/ size	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

* EDC = Error detection and correction



Reading DRAM Supercell (2,1) Step 2(a): Column access strobe (CAS) selects column 1. Step 2(b): Supercell (2,1) copied from buffer to data lines, and eventually back to the CPU. 16 x 8 DRAM chip To CPU Memory controller Supercell (2,1) Memory controller Supercell (2,1)



Enhanced DRAMs


- Basic DRAM cell has not changed since its invention in 1966.
 - Commercialized by Intel in 1970.
- DRAM cores with better interface logic and faster I/O:
 - Synchronous DRAM (SDRAM)
 - Uses a conventional clock signal instead of asynchronous control
 - Allows reuse of the row addresses (e.g., RAS, CAS, CAS, CAS)
 - Double data-rate synchronous DRAM (DDR SDRAM)
 - Double edge clocking sends two bits per cycle per pin
 - Different types distinguished by size of small prefetch buffer:
 - DDR (2 bits), DDR2 (4 bits), DDR4 (8 bits)
 - By 2010, standard for most server and desktop systems
 - Intel Core i7 supports only DDR3 SDRAM

Nonvolatile Memories

- DRAM and SRAM are volatile memories
 - Lose information if powered off.
- Nonvolatile memories retain value even if powered off
 - Read-only memory (ROM): programmed during production
 - Programmable ROM (PROM): can be programmed once
 - Eraseable PROM (EPROM): can be bulk erased (UV, X-Ray)
 - Electrically eraseable PROM (EEPROM): electronic erase capability
 - Flash memory: EEPROMs with partial (sector) erase capability
 Wears out after about 100,000 erasings.
- Uses for Nonvolatile Memories
 - Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
 - Solid state disks (replace rotating disks in thumb drives, smart phones, mp3 players, tablets, laptops,...)
 - Disk caches


Traditional Bus Structure Connecting CPU and Memory

- A bus is a collection of parallel wires that carry address, data, and control signals.
- Buses are typically shared by multiple devices.




Memory Read Transaction (1)


CPU places address A on the memory bus.





Memory Read Transaction (2) • Main memory reads A from the memory bus, retrieves word x, and places it on the bus. Load operation: mov1 A, %eax Main memory Bus interface Main memory Main memory




Memory Write Transaction (1) CPU places address A on bus. Main memory reads it and waits for the corresponding data word to arrive. Store operation: mov1 %eax, A Wain memory Bus interface Main memory







Disk Geometry Disks consist of platters, each with two surfaces. Each surface consists of concentric rings called tracks. Each track consists of sectors separated by gaps. Tracks Spindle Spindle Spindle



Disk Capacity

- Capacity: maximum number of bits that can be stored.
 - Vendors express capacity in units of gigabytes (GB), where
 1 GB = 10⁹ Bytes (Lawsuit pending! Claims deceptive advertising).
- Capacity is determined by these technology factors:
 - Recording density (bits/in): number of bits that can be squeezed into a 1 inch segment of a track.
 - Track density (tracks/in): number of tracks that can be squeezed into a 1 inch radial segment.
 - Areal density (bits/in²): product of recording and track density.
- Modern disks partition tracks into disjoint subsets called recording zones
 - Each track in a zone has the same number of sectors, determined by the circumference of innermost track.
 - Each zone has a different number of sectors/track

Computing Disk Capacity

Capacity = (# bytes/sector) x (avg. # sectors/track) x (# tracks/surface) x (# surfaces/platter) x (# platters/disk)

Example:

- 512 bytes/sector
- 300 sectors/track (on average)
- 20,000 tracks/surface2 surfaces/platter
- Z Surraces/piatt
 E plattors/disk
- 5 platters/disk


Capacity = 512 x 300 x 20000 x 2 x 5


- = 30,720,000,000
- = 30.72 GB

The disk surface spins at a fixed rotational rate


The read/write head is attached to the end of the arm and flies over the disk surface on a thin cushion of air.


By moving radially, the arm can position the read/write head over any track.





























Disk Access Time


- Average time to access some target sector approximated by :
 - T_{access} = T_{avg seek} + T_{avg rotation} + T_{avg transfer}
- Seek time (T_{avg seek})
 - Time to position heads over cylinder containing target sector.
 - Typical T_{avg seek} is 3—9 ms
- Rotational latency (T_{avg rotation})
 - Time waiting for first bit of target sector to pass under r/w head.
 - T_{avg rotation} = 1/2 x 1/RPMs x 60 sec/1 min
 - Typical speed = 7200 RPMs
- Transfer time (T_{avg transfer})
 - Time to read the bits in the target sector.
 - T_{avg transfer} = 1/RPM x 1/(avg # sectors/track) x 60 secs/1 min.


Disk Access Time Example


- Given:
 - Rotational rate = 7,200 RPM
 - Average seek time = 9 ms.
 - Avg # sectors/track = 400.
- Derived:
 - T_{avg rotation} = 1/2 x (60 secs/7200 RPM) x 1000 ms/sec = 4 ms.
 - T_{avg transfer} = 60/7200 RPM x 1/400 secs/track x 1000 ms/sec = 0.02 ms
 - T_{access} = 9 ms + 4 ms + 0.02 ms
- Important points:
 - Access time dominated by seek time and rotational latency.
 - First bit in a sector is the most expensive, the rest are almost free.
 - SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
 - Disk is about 40,000 times slower than SRAM,
 - 2,500 times slower then DRAM.


Logical Disk Blocks


- Modern disks present a simpler abstract view of the complex sector geometry:
 - The set of available sectors is modeled as a sequence of b-sized logical blocks (0, 1, 2, ...)
- Mapping between logical blocks and actual (physical) sectors
 - Maintained by hardware/firmware device called disk controller.
 - Converts requests for logical blocks into (surface,track,sector) triples.
- Allows controller to set aside spare cylinders for each zone.
 - Accounts for the difference in "formatted capacity" and "maximum capacity", allows continued operation if a few sectors fail











SSD Performance Characteristics

 Sequential read t'put
 250 MB/s
 Sequential write t'put
 170 MB/s

 Random read t'put
 140 MB/s
 Random write t'put
 14 MB/s

 Rand read access
 30 us
 Random write access
 30 us

- Why are random writes so slow?
 - Erasing a block is slow (around 1 ms)
 - Write to a page triggers a copy of all useful pages in the block
 - Find an unused block (new block) and erase it
 - Write the page into the new block
 - Copy other pages from old block to the new block

SSD Tradeoffs vs Rotating Disks

Advantages

No moving parts → faster, less power, more rugged


Disadvantages


- Have the potential to wear out
 - Mitigated by "wear leveling logic" in flash translation layer
 - E.g. Intel X25 guarantees 1 petabyte (10¹5 bytes) of random writes before they wear out
- In 2010, about 100 times more expensive per byte
 - Recently closer to 10x

Applications

- MP3 players, smart phones, laptops
- Increasingly used in desktops and servers

Metric	1980	1985	1990	1995	2000	2005	2010	2010:198
\$/MB	19,200	2,900	320	256	100	75	60	320
access (ns)	300	150	35	15	3	2	1.5	200
¢/MD	0.000	000	400	20	4	0.4	0.06	420,000
\$/MB	8,000	880	100 100	30 70	1 60	0.1 50	0.06 40	130,000 9
access (ns) typical size (MB)	375 0.064	200 0.256	4	16	64	2,000	8,000	125,000
								-





Locality to the Rescue!

The key to bridging this CPU-Memory gap is a fundamental property of computer programs known as locality

Today

- Storage technologies and trends
- Locality of reference
- Caching in the memory hierarchy

Locality

- Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently
- Temporal locality:
 - Recently referenced items are likely to be referenced again in the near future



- Spatial locality:
 - Items with nearby addresses tend to be referenced close together in time

Locality Example

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
return sum;</pre>
```

- Data references
 - Reference array elements in succession (stride-1 reference pattern).
 - Reference variable sum each iteration.
- Instruction references
 - Reference instructions in sequence.
 - Cycle through loop repeatedly.

Spatial locality

Temporal locality

....

Spatial locality

Temporal locality

Qualitative Estimates of Locality

- Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.
- Question: Does this function have good locality with respect to array a?

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;
   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
        sum += a[i][j];
   return sum;
}</pre>
```

Yes, exactly sequential, stride-1: best spatial locality

Locality Example

Question: Does this function have good locality with respect to array a?

```
int sum_array_cols(int a[M][N])
{
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
        sum += a[i][j];
    return sum;
}</pre>
```

No, accesses are N elements apart

Locality Example

Question: Can you permute the loops so that the function scans the 3-d array a with a stride-1 reference pattern (and thus has good spatial locality)?


```
int sum_array_3d(int a[M][N][N])
{
   int i, j, k, sum = 0;
   for (i = 0; i < N; i++)
      for (j = 0; j < N; j++)
      for (k = 0; k < M; k++)
            sum += a[k][i][j];
   return sum;
}</pre>
```


Outermost: k, then i, innermost: j


Memory Hierarchies Some fundamental and end


- Some fundamental and enduring properties of hardware and software:
 - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
 - The gap between CPU and main memory speed is widening.
 - Well-written programs tend to exhibit good locality.
- These fundamental properties complement each other beautifully.
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy.


Today Storage technologies and trends Locality of reference Caching in the memory hierarchy











General Caching Concepts: Types of Cache Misses Cold (compulsory) miss Cold misses occur because the cache is empty. Capacity miss Cocurs when the set of active cache blocks (working set) is larger than the cache Conflict miss Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k. E.g. Block i at level k+1 must be placed in block (i mod 4) at level k. Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.

• E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

Examples of Caching in the Hierarchy

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes block	On-Chip L1	1	Hardware
L2 cache	64-bytes block	On/Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	100	Hardware + OS
Buffer cache	Parts of files	Main memory	100	os
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

Summary

- The speed gap between CPU, memory and mass storage continues to widen.
- Well-written programs exhibit a property called locality.
- Memory hierarchies based on caching close the gap by exploiting locality.