Instruction Set Architecture

CSci 2021: Machine Architecture and Organization Lecture #16, February 25th, 2015

Your instructor: Stephen McCamant

Based on slides originally by: Randy Bryant, Dave O'Hallaron, Antonia Zhai

Instruction Set Architecture

Assembly Language View

- Processor state
 Registers, memory, ...
- Instructions
 - addl, pushl, ret, ...

 How instructions are encoded as bytes

Layer of Abstraction

- Above: how to program machine
 Processor executes instructions in a sequence
- Below: what needs to be built
 Use variety of tricks to make it run fast
 - E.g., execute multiple
 - instructions simultaneously



Y86 Processor State RF: Program Stat: Program s Condition codes tesi tedi tesp ZFSFOF PC Program Registers Same 8 as with IA32. Each 32 bits Condition Codes • Single-bit flags set by arithmetic or logical instructions » ZF: Zero SF:Negative OF: Overflow Program Counter Indicates address of next instruction Program Status Indicates either normal operation or some error condition Memory Byte-addressable storage array · Words stored in little-endian byte order

Y86 Instruction Set #1 Byte 0 0 halt 1 0 nop cmovXX rA, rB 2 fn rA rB irmovl V, rB 3 0 8 rB V rmmovl rA, D(rB) 4 0 rA rB mrmovl D(rB), rA 5 0 rA rB OP1 rA, rB 6 fn rA rB jxx Dest 7 fn Dest 8 0 call Dest Dest ret 9 0 A 0 rA 8 pushl rA B 0 rA 8 popl rA

Y86 Instructions

Format

- 1–6 bytes of information read from memory
 - Can determine instruction length from first byte
 - Not as many instruction types, and simpler encoding than with IA32
- Each accesses and modifies some part(s) of the program state



.

| Y86 Ins | struction Set #3 |
|----------------------------------|---------------------|
| Byte | 0 1 2 3 4 5 |
| halt | 0 0 addl 6 0 |
| nop | 1 0 subl 6 1 |
| cmovXX rA, rB | 2 fn rA rB and 6 2 |
| irmovl V, rB | 3 0 8 rB V xorl 6 3 |
| rmmovl rA, D(rB) | 4 0 rA rB D |
| mrmovl $D\left(rB\right) ,\ rA$ | 5 0 rA rB D |
| OP1 rA, rB | 6 fm rA rB |
| jxx Dest | 7 fn Dest |
| call Dest | 8 0 Dest |
| ret . | |
| pushi fA | |
| popl rA | B 0 rA 8 |

| Y86 Ins | struction Set #4 | |
|-----------------------------------|------------------|---|
| Byte | 0 1 2 3 4 5 | |
| halt | 0 0 | |
| nop | 1 0 | |
| cmovXX rA, rB | 2 fn rA rB | |
| irmovl V, rB | 3 0 8 rB V | |
| rmmovl rA, D(rB) | 4 0 rA rB D | |
| mrmovl $D\left(rB\right)$, rA | 5 0 rA rB D | |
| OP1 rA, rB | 6 fn rA rB | |
| jxx Dest | 7 fn Dest | |
| and 1 Dept | je 7 3 | |
| Call Desi | jne 7 4 | |
| ret | 90 | |
| pushl rA | A 0 rA 8 | |
| popl rA | B O rA 8 | 0 |





Move Instruction Examples

| IA32 | | Y86 | | | Y86 | 6 Er | nco | ding | 9 | |
|-------------|-------------------------|--------|------------|-----------|-----|------|-----|------|----|----|
| movl \$0xal | ocd, %edx | irmovl | \$0xabcd, | %edx | 30 | 82 | cd | ab | 00 | 00 |
| movl %esp | , %ebx | rrmovl | %esp, %el | x | 20 | 43 | | | | |
| movl -12(| <pre>%ebp) , %ecx</pre> | mrmovl | -12 (%ebp) | ,%ecx | 50 | 15 | f4 | ff | ff | ff |
| movl %esi | ,0x41c(%esp) | rmmovl | %esi,0x41 | Lc (%esp) | 40 | 64 | 1c | 04 | 00 | 00 |
| | | | | | | | | | | |
| movl \$0xal | ocd, (%eax) | | - | | | | | | | |
| movl %eax | , 12(%eax,%edx) | | - | | | | | | | |
| movl (%ebp | p,%eax,4),%ecx | | - | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |

Conditional Move Instructions

| wove oncontationally | |
|----------------------|-----------|
| rrmovl rA, rB | 2 0 rA rB |
| Move When Less or Eq | ual |
| cmovle rA, rB | 2 1 rA rB |
| Move When Less | |
| cmovl rA, rB | 2 2 rA rB |
| Move When Equal | |
| cmove rA, rB | 2 3 rA rB |
| Move When Not Equal | |
| cmovne rA, rB | 2 4 rA rB |
| Move When Greater or | Equal |
| cmovge rA, rB | 2 5 rA rB |
| Move When Greater | |
| cmovg rA, rB | 2 6 rA rB |
| | |

Refer to generically as "cmovXX"

- Encodings differ only by "function code"
- Based on values of condition codes
- Variants of rrmovl instruction
- (Conditionally) copy value from source to destination register

14 -

Jump Instructions Y86 Program Stack Jump Unconditionally Stack Bottom jmp Dest 7 0 Refer to generically as "jxx" Region of memory holding Dest program data Jump When Less or Equal Used in Y86 (and IA32) for Encodings differ only by jle Dest 7 1 Dest "function code" supporting procedure calls Jump When Less Based on values of Stack top indicated by %esp j1 Dest 7 2 Dest condition codes · Address of top stack element Jump When Equal Increasing Addresses Same as IA32 counterparts Stack grows toward lower • je Dest 7 3 Dest Encode full destination addresses Jump When Not Equal • Top element is at highest address address in the stack Unlike PC-relative jne Dest 7 4 Dest • When pushing, must first addressing seen in IA32 Imp When Greater or Equa decrement stack pointer jge Dest 7 5 Dest • After popping, increment stack %esp Jump When Greater pointer Stack "Top" jg Dest 7 6 Dest



Miscellaneous Instructions



- We will use it to stop the simulator
- Encoding ensures that program hitting memory initialized to zero will halt

Status Conditions



19.

- Halt instruction encountered
- Bad address (either instruction or data) encountered

Invalid instruction encountered

Desired Behavior

- If AOK, keep going
- Otherwise, stop program execution

Administrative Break

- · Assignment II: due beginning of Friday's lecture · Late submission period shortened to end Sunday at noon · Full solutions also posted Sunday at noon
- · Friday lecture: guiz 1 review session
- Quiz 1: in class Monday
 - · Open book, any paper notes or printouts allowed
 - · No electronics, calculators, phones, etc.
- · Buffer lab: starts Friday

Writing Y86 Code

Try to Use C Compiler as Much as Possible

- Write code in C
- Compile for IA32 with gcc -01 -S Older versions of GCC do better (less optimization)
 - Use module avail to find what versions are available
- Transliterate into Y86

Coding Example

Find number of elements in null-terminated list int len1(int a[]);







Y86 Code Generation Example #3

| IA32 Code | Y86 Code |
|---|--|
| Setup | Setup |
| <pre>len2: push1 %ebp movl %esp, %ebp movl 8(%ebp), %edx movl \$0, %ecx</pre> | <pre>len2: pushl %ebp</pre> |
| <pre>movl (%edx), %eax addl \$4, %edx testl %eax, %eax je .L13 </pre> Need constants 1 & 4 | <pre>mrmovl (%edx), %eax # Get *a addl %esi, %edx # a++ andl %eax, %eax # Test *a je Done # If zero, goto Done # Use andl to test register</pre> |

Store in callee-save registers

Y86 Code Generation Example #4

| 100 0000 |
|--|
| Loop |
| .L11: incl %ecx movl (%edx), %eax addl \$4, %edx testl %eax, %eax jne .L11 Loop: addl %edi, %ecx # len++ mrmovl (%edx), %eax # Get *a addl %esi, %edx # a++ andl %eax, %eax # Test *a jne Loop # If !0, goto Loop |

Y86 Code Generation Example #5

| IA32 Code Finish | Y86 Code ■ Finish |
|--------------------------|---|
| .L13: movl %ecx, %eax | Done: rrmovl %ecx, %eax # return len popl %edi # Restore %edi popl %esi # Restore %esi |
| leave ret | rrmovl %ebp, %esp # Restore SP popl %ebp # Restore FP ret |
| ret | popi tepp # Kestore FF ret |
| | |
| | |

- 27 -

Y86 Sample Program Structure #1

| init: | <pre># Initialization</pre> | |
|----------------------|--------------------------------|--|
| call Main halt | | Program starts at address 0 Must set up stack |
| .align 4 array: | # Program data | Where located Pointer values |
| Main: | # Main function | Make sure don't overwrite code! Must initialize data |
| call len2 | | |
| len2: | # Length function | |
| .pos 0x100 Stack: | <pre># Placement of stac</pre> | k |
| | | - 28 - |





29

- 26 -

Assembling Y86 Program

unix> yas len.ys

- Generates "object code" file len.yo
 - Actually looks like disassembler output

| 0x000: | - I - | .pos 0 | | | |
|--------------|--------------|---------------------|--------|------------------------|-----|
| 0x000: 30f40 | 00010000 i | nit: irmovl Stack, | %esp | # Set up stack pointer | e . |
| 0x006: 30f50 | 0010000 | irmovl Stack, %ebp | # S | et up base pointer | |
| 0x00c: 80280 | 000000 1 | call Main | # E | xecute main program | |
| 0x011: 00 | 1 | halt | # T | erminate program | |
| | 1 | | | | |
| | 1 # | Array of 4 elements | + term | inating 0 | |
| 0x014: | 1 | .align 4 | | | |
| 0x014: | a | rray: | | | |
| 0x014: 0d000 | 0000 1 | .long 0x000d | | | |
| 0x018: c0000 | 0000 1 | .long 0x00c0 | | | |
| 0x01c: 000b0 | 0000 1 | .long 0x0b00 | | | |
| 0x020: 00a00 | 0000 1 | .long 0xa000 | | | |
| 0x024: 00000 | 0000 1 | .long 0 | | | |
| | | - | | | |
| | | | | | |
| | | | | | |

Simulating Y86 Program

unix> yis len.yo

Instruction set simulator

Computes effect of each instruction on processor state Prints changes in state from original

| Stopped in 50 st | eps at PC = 0x11. S | tatus 'HLT', CC Z=1 S=0 | 0=0 |
|------------------|---------------------|-------------------------|-----|
| Changes to regis | sters: | | |
| %eax: | 0x0000000 | 0x00000004 | |
| %ecx: | 0x0000000 | 0x0000004 | |
| %edx: | 0x0000000 | 0x0000028 | |
| %esp: | 0x0000000 | 0x00000100 | |
| %ebp: | 0x000000x0 | 0x00000100 | |
| Changes to memor | y: | | |
| 0x00ec: | 0x00000000 | 0x00000f8 | |
| 0x00f0: | 0x0000000 | 0x0000039 | |
| 0x00f4: | 0x00000000 | 0x0000014 | |
| 0x00f8: | 0x00000000 | 0x00000100 | |
| 0x00fc: | 0x00000000 | 0x00000011 | |

- 32 -

34

CISC Instruction Sets

- Complex Instruction Set Computer
- Dominant style through mid-80's

Stack-oriented instruction set

- Use stack to pass arguments, save program counter
- Explicit push and pop instructions

Arithmetic instructions can access memory

- addl %eax, 12(%ebx,%ecx,4)
 - requires memory read and write
 - Complex address calculation

Condition codes

Set as side effect of arithmetic and logical instructions

Philosophy

Add instructions to perform "typical" programming tasks

35

RISC Instruction Sets

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)

Fewer, simpler instructions

- Might take more to get given task done
- Can execute them with small and fast hardware

Register-oriented instruction set

- Many more (typically 32) registers
- Use for arguments, return pointer, temporaries

Only load and store instructions can access memory

Similar to Y86 mrmovl and rmmovl

No Condition codes

Test instructions return 0/1 in register

MIPS Registers \$0 \$0 \$16 \$s0 \$1 \$2 \$3 Reserved Temp. \$at \$v0 \$17 \$18 \$s1 \$s2 Callee Save Temporaries: May not be overwritten by called procedures Return Values \$s3 \$v1 \$19 \$20 \$21 \$22 \$22 \$23 \$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11 \$12 \$13 \$a0 \$s4 \$a1 \$s5 Procedure arguments \$a2 \$s6 \$s7 \$a3 \$24 \$25 \$26 \$27 \$t0 \$t8 Caller Save Temp \$t1 \$t9 Caller Save Temporaries: May be overwritten by called procedures \$t2 \$t3 \$t4 \$t5 \$k0 \$k1 Reserved for Operating Sys Global Pointer \$28 \$29 \$gp \$sp Stack Pointer Callee Save Temp \$14 \$15 \$t6 \$30 \$s8 \$t7 \$31 \$ra Return Address



CISC vs. RISC

Original Debate

- Strong opinions!
- CISC proponents---easy for compiler, fewer code bytes
- RISC proponents---better for optimizing compilers, can make run fast with simple chip design

Current Status

- For desktop processors, choice of ISA not a technical issue
 - With enough hardware, can make anything run fast
 - Code compatibility more important
- For embedded processors, RISC makes sense
 - Smaller, cheaper, less power
 Most cell phones use ARM processor

Summary

- 37 -

Y86 Instruction Set Architecture

- Similar state and instructions as IA32
- Simpler encodings
- Somewhere between CISC and RISC
- How Important is ISA Design?
 - Less now than before
 - With enough hardware, can make almost anything go fast
 - Intel has evolved from IA32 to x86-64
 Uses 64-bit words (including addresses)
 - Adopted some features found in RISC
 - » More registers (16)
 - » Less reliance on stack

- 38 -