

## References to SRC Proposals

### Topic 1: Clock Net Synthesis

- S. Raha and E. Shragowitz, “Timing Domain Algorithm for Nonlinear Optimization Problems in Interconnect Design”, *Technical Report, TR00-031*, Department of Computer Science, University of Minnesota, 2000.
- J. Lee and E. Shragowitz, “Overshoot and Undershoot Control for Transmission Line Interconnects”, in *Proceedings of IEEE Electronic Component and Technology Conference 1999*.
- J. Lee and E. Shragowitz, “Synthesis of High-speed Interconnects Under Constraints of Timing and Signal Integrity”, in *Proceedings of IEEE Electronic Component and Technology Conference*, pp. 622-626, 1998.
- H.Z. Chen, E. Shragowitz, J. Lee, “Wire Length and Width Bound Generation for High-speed MCM and PCB Designs”, in the *Proceedings of IEEE Multi-chip Module Conference, Feb, 1997*, pp. 58-62.
- D.Z. Du E. Shragowitz, P.J. Wan, “Two Special Cases for Rectilinear Steiner Minimum Tree”, A Chapter in the book “*Network Optimization*”, Springer, 1997, pp. 231–233.
- J. Lee and E. Shragowitz, “Bounds on Net Lengths for High-speed PCBs”, in *Proceedings of ICCAD, 1993*, pp. 73-76.