

Pipelined Implementation of Y86 (2)

CSci 2021: Machine Architecture and Organization
Lecture #21, March 11th, 2015

Your instructor: Stephen McCamant

Based on slides originally by:
Randy Bryant, Dave O'Hallaron, Antonia Zhai

- 1 -

Overview

Make the pipelined processor work!

Data Hazards

- Instruction having register R as source follows shortly after instruction having register R as destination
- Common condition, don't want to slow down pipeline





Control Hazards

- Mispredict conditional branch
 - Our design predicts all branches as being taken
 - Naïve pipeline executes two extra instructions
- Getting return address for ret instruction
 - Naïve pipeline executes three extra instructions

Making Sure It Really Works

- What if multiple special cases happen simultaneously?

- 2 -



Techniques for Pipeline Correctness

- Stalling:** delay later instructions until ready
 - Used for return instructions
 - Could use for data hazards, but slow
- Forwarding:** pass needed data back early
 - More efficient for data hazards
- Cancelling:** remove/disable instructions that should not execute
 - Used for mis-predicted branches
 - Used for exceptions (see textbook)

- 7 -

Stalling for Data Dependencies

	1	2	3	4	5	6	7	8	9	10	11
# demo-h2.y8	F	D	E	M	W						
0x000: irmovl \$10,%edx	F	D	E	M	W						
0x006: irmovl \$3,%eax		E	M	W							
bubble		E	M	W							
bubble		E	M	W							
bubble		E	M	W							
0x00c: nop		E	M	W							
0x00d: nop		E	M	W							
bubble		E	M	W							
0x00e: addl %edx,%eax		D	E	M	W						
0x010: halt		D	E	M	W						

- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

- 8 -

Stall Condition

Source Registers


- srcA and srcB of current instruction in decode stage

Destination Registers

- dstE and dstM fields
- Instructions in execute, memory, and write-back stages

Special Case

- Don't stall for register ID 15 (0xF)
 - Indicates absence of register operand
- Don't stall for failed conditional move



Detecting Stall Condition

	1	2	3	4	5	6	7	8	9	10	11
# demo-h2.y8	F	D	E	M	W						
0x000: irmovl \$10,%edx	F	D	E	M	W						
0x006: irmovl \$3,%eax		E	M	W							
0x00c: nop		E	M	W							
0x00d: nop		E	M	W							
bubble		E	M	W							
0x00e: addl %edx,%eax		D	E	M	W						
0x010: halt		D	E	M	W						

- 10 -

Stalling X3

	1	2	3	4	5	6	7	8	9	10	11
# demo-h0.y8	F	D	E	M	W						
0x000: irmovl \$10,%edx	F	D	E	M	W						
0x006: irmovl \$3,%eax		E	M	W							
bubble		E	M	W							
bubble		E	M	W							
bubble		E	M	W							
0x00c: addl %edx,%eax		D	D	D	D	E	M	W			
0x00e: halt		D	F	F	D	E	M	W			

- 11 -

What Happens When Stalling?

# demo-h0.y8			
0x000: irmovl \$10,%edx			
0x006: irmovl \$3,%eax			
0x00c: addl %edx,%eax			
0x00e: halt			


Cycle 8

Write Back	bubble
Memory	bubble
Execute	0x00c: addl %edx,%eax
Decode	0x00e: halt
Fetch	

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages

- 12 -

Implementing Stalling




Pipeline Control

- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update

- 13 -

Pipeline Register Modes



- 14 -

Data Forwarding

Naive Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage

Observation

- Value generated in execute or memory stage

Trick

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

- 15 -


Bypass Paths

Decode Stage

- Forwarding logic selects valA and valB
- Normally from register file
- Forwarding: get valA or valB from later pipeline stage


Forwarding Sources

- Execute: valE
- Memory: valE, valM
- Write back: valE, valM




7 -

Data Forwarding Example



- 16 -


Data Forwarding Example #2



- 16 -

Forwarding Priority

```
# demo-priority.ys
1 2 3 4 5 6 7 8 9 10
0x000: irmovl $1, %eax
0x006: irmovl $2, %eax
0x00c: irmovl $3, %eax
0x012: rrmovl %eax, %edx
0x014: halt
```




Multiple Forwarding Choices

- Which one should have priority
- Match serial semantics
- Use matching value from earliest pipeline stage

- 19 -

Implementing Forwarding



- 20 -


Implementing Forwarding

```
## What should be the A value?
int new_E_valA = [
    # Use incremented PC
    D_icode in { ICALL, IJXX } : D_valP;
    # Forward valE from execute
    d_srcE == e_dstE : e_valE;
    # Forward valM from memory
    d_srcM == M_dstM : m_valM;
    # Forward valE from memory
    d_srcA == M_dstE : M_valE;
    # Forward valM from write back
    d_srcB == W_dstM : W_valM;
    # Forward valE from write back
    d_srcC == W_dstE : W_valE;
    # Use value read from register file
    1 : d_rvalA;
];
```

- 21 -

Limitation of Forwarding

```
# demo-luh.ys
1 2 3 4 5 6 7 8 9 10 11
0x000: irmovl $128,%edx
0x006: irmovl $3,%ecx
0x00c: rmmovl %ecx, 0(%edx)
0x012: irmovl $10,%ebx
0x018: rmmovl 0(%edx),%eax # Load %eax
0x01e: addl %ebx,%eax # Use %eax
0x020: halt
```



- 22 -


Avoiding Load/Use Hazard

```
# demo-luh.ys
1 2 3 4 5 6 7 8 9 10 11 12
0x000: irmovl $128,%edx
0x006: irmovl $3,%ecx
0x00c: rmmovl %ecx, 0(%edx)
0x012: irmovl $10,%ebx
0x018: rmmovl 0(%edx),%eax # Load %eax
        bubble
0x01e: addl %ebx,%eax # Use %eax
0x020: halt
```

- Stall using instruction for one cycle
- Can then pick up loaded value by forwarding from memory stage

- 23 -

Detecting Load/Use Hazard



Condition	Trigger
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }

- 24 -

Control for Load/Use Hazard

# demo-luh.yes	1	2	3	4	5	6	7	8	9	10	11	12
0x000: irmovl \$128,%edx	F	D	E	M	W							
0x006: irmovl \$3,%ecx	F	D	E	M	W							
0x00C: rmovl %ecx, 0(%edx)	F	D	E	M	W							
0x012: irmovl \$10,%ebx	F	D	E	M	W							
0x018: mrmovl 0(%edx),%eax # Load %eax	F	D	E	M	W							
bubble				E	M	W						
0x01E: addl %ebx,%eax # Use %eax	F	D	D	E	M	W						
0x020: halt	F	F	D	E	M	W						

- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	M	W
Load/Use Hazard	stall	stall	bubble	normal	normal

- 25 -

Administrative Break

- Buffer lab due tonight
- Assignment III posted today
 - Due Monday after spring break (careful, easy to forget)
- Quiz grade appeal process
 - Recommended: first discuss concern with a TA
 - Write short note describing the mistake
 - Give to instructor, I will recheck the entire quiz
 - N.B., no guarantee your total grade will increase

- 26 -

Branch Misprediction Example

```
demo-j.yes

0x000: xorl %eax,%eax
0x002: jne t          # Not taken
0x007: irmovl $1, %eax # Fall through
0x00d: nop
0x00e: nop
0x00f: nop
0x010: halt
0x011: t: irmovl $3, %edx # Target (Should not execute)
0x017: irmovl $4, %ecx # Should not execute
0x01d: irmovl $5, %edx # Should not execute
```

- Should only execute first 8 instructions

- 27 -

Handling Misprediction

# demo-j.yes	1	2	3	4	5	6	7	8	9	10
0x000: xorl %eax,%eax	F	D	E	M	W					
0x002: jne target # Not taken	F	D	E	M	W					
0x011: t: irmovl \$2,%edx # Target	F	D		E	M	W				
bubble										
0x017: irmovl \$3,%ebx # Target+1	F		D	E	M	W				
bubble										
0x007: irmovl \$1,%eax # Fall through	F	D	E	M	W					
0x00d: nop	F	D	E	M	W					

Predict branch as taken


- Fetch 2 instructions at target

Cancel when mispredicted

- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet

- 28 -

Detecting Mispredicted Branch



- 29 -

Control for Misprediction

# demo-j.yes	1	2	3	4	5	6	7	8	9	10
0x000: xorl %eax,%eax	F	D	E	M	W					
0x002: jne target # Not taken	F	D	E	M	W					
0x011: t: irmovl \$2,%edx # Target	F	D		E	M	W				
bubble										
0x017: irmovl \$3,%ebx # Target+1	F		D	E	M	W				
bubble										
0x007: irmovl \$1,%eax # Fall through	F	D	E	M	W					
0x00d: nop	F	D	E	M	W					

Condition	F	D	E	M	W
Mispredicted Branch	normal	bubble	bubble	normal	normal

- 30 -

Return Example

demo-retb.ys

```

0x000:  irmovl Stack,%esp # Initialize stack pointer
0x006:  call p           # Procedure call
0x00b:  irmovl $5,%esi   # Return point
0x011:  halt
0x020: .pos 0x20
0x020: p: irmovl $-1,%edi # procedure
0x026:  ret
0x027:  irmovl $1,%eax  # Should not be executed
0x02d:  irmovl $2,%ecx  # Should not be executed
0x033:  irmovl $3,%edx  # Should not be executed
0x039:  irmovl $4,%ebx  # Should not be executed
0x100: .pos 0x100
0x100: Stack:          # Stack: Stack pointer

```

- Previously executed three additional instructions

- 31 -


Correct Return Example

```

# demo-retb
0x026:  ret
        bubble
        bubble
        bubble
0x00b:  irmovl $5,%esi # Return


```

- As `ret` passes through pipeline, stall at fetch stage
 - While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage



- 32 -

Detecting Return



- 33 -

Control for Return

```

# demo-retb
0x026:  ret
        bubble
        bubble
        bubble
0x00b:  irmovl $5,%esi # Return

```

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal

- 34 -

Special Control Cases

Detection


Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Cnd

Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal

- 35 -

Implementing Pipeline Control



- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

- 36 -

Initial Version of Pipeline Control

```

bool F_stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB } ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode };

bool D_stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB };


bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode };

bool E_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Load/use hazard
    E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB };

```

- 37 -

Control Combinations



- Special cases that can arise on same clock cycle

Combination A


- Not-taken branch
- `ret` instruction at branch target

Combination B

- Instruction that reads from memory to `%esp`
- Followed by `ret` instruction

- 38 -

Control Combination A



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	stall	bubble	bubble	normal	normal

- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using `M_valM` anyhow

- 39 -

Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

- 40 -

Handling Control Combination B



Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- `ret` instruction should be held in decode stage for additional cycle

- 41 -

Corrected Pipeline Control Logic

```

bool D_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode } ||
    # but not condition for a load/use hazard
    && !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB });

```

Condition	F	D	E	M	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- `ret` instruction should be held in decode stage for additional cycle

- 42 -

Pipeline Summary

Data Hazards

- Most handled by forwarding
 - No performance penalty
- Load/use hazard requires one cycle stall

Control Hazards

- Cancel instructions when detect mispredicted branch
 - Two clock cycles wasted
- Stall fetch stage while `ret` passes through pipeline
 - Three clock cycles wasted

Control Combinations

- Must analyze carefully
- First version had subtle bug
 - Only arises with unusual instruction combination