


Pipelined Implementation of Y86 (1) CSci 2021: Machine Architecture and Organization Lecture #20, March 9th, 2015 Your instructor: Stephen McCamant Based on slides originally by: Randy Bryant, Dave O'Hallaron, Antonia Zhai


Overview General Principles of Pipelining Goal Difficulties Creating a Pipelined Y86 Processor Rearranging SEQ Inserting pipeline registers Problems with data and control hazards













































PIPE- Hardware

■ Pipeline registers hold intermediate values from instruction execution

Forward (Upward) Paths

- Values passed from one stage to next
- Cannot jump past stages
 - e.g., valC passes through decode




Signal Naming Conventions

S Field

 Value of Field held in stage S pipeline register

s_Field

■ Value of Field computed in stage S



Feedback Paths

Predicted PC

■ Guess value of next PC

Branch information


- Jump taken/not-taken
- Fall-through or target address


Return point

Read from memory

Register updates

 To register file write ports





Our Prediction Strategy

Instructions that Don't Transfer Control

- Predict next PC to be valP
- Always reliable

Call and Unconditional Jumps


- Predict next PC to be valC (destination)
- Always reliable

Conditional Jumps

- Predict next PC to be valC (destination)
- Only correct if branch is taken
 - Typically right 60% of time


Return Instruction


■ Don't try to predict





Recovering from PC Misprediction ■ Mispredicted Jump Will see branch condition flag once instruction reaches memory stage Can get fall-through PC from valA (value M_valA)


- Return Instruction
 - Will get return PC when ret reaches write-back stage (W_valM)














```
Branch Misprediction Example
  demo-j.ys
  0x000:
             xorl %eax.%eax
             jne t
irmovl $1, %eax
                                  # Not taken
# Fall through
  0x007:
  0x00d:
             nop
  0x00e:
             nop
  0x00f:
             nop
  0x010:
             halt
  0x011: t: irmov1 $3, %edx
                                 # Target (Should not execute)
            irmovl $4, %ecx
irmovl $5, %edx
                                  # Should not execute
# Should not execute
  0x017:
  0x01d:

    Should only execute first 8 instructions
```







Pipeline Summary

Concept

- Break instruction execution into 5 stages
- Run instructions through in pipelined mode

Limitations

- Can't handle dependencies between instructions when instructions follow too closely
- Data dependencies
- One instruction writes register, later one reads it
- Control dependency
 - Instruction sets PC in way that pipeline did not predict correctly
 - Mispredicted branch and return

Fixing the Pipeline

■ We'll do that next time

34 –