

Sequential Implementation of Y86

CSci 2021: Machine Architecture and Organization
Lecture #19, March 6th, 2015

Your instructor: Stephen McCamant

Based on slides originally by:

Randy Bryant, Dave O'Hallaron, Antonia Zhai

- 1 -

Y86 Instruction Set #1

Byte	0	1	2	3	4	5	
halt	0	0					
nop	1	0					
cmoveXX rA, rB	2	fn	rA rB				
irmovl V, rB	3	0	8 rB	V			
rmmovl rA, D(rB)	4	0	rA rB	D			
mrmovl D(rB), rA	5	0	rA rB	D			
OPI rA, rB	6	fn	rA rB				
jXX Dest	7	fn		Dest			
call Dest	8	0		Dest			
ret	9	0					
pushl rA	A	0	rA 8				
popl rA	B	0	rA 8				

- 2 -

Y86 Instruction Set #2

Byte	0	1	2	3	4	5	
halt	0	0					
nop	1	0					
cmoveXX rA, rB	2	fn	rA rB				
irmovl V, rB	3	0	8 rB	V			
rmmovl rA, D(rB)	4	0	rA rB	D			
mrmovl D(rB), rA	5	0	rA rB	D			
OPI rA, rB	6	fn	rA rB				
jXX Dest	7	fn		Dest			
call Dest	8	0		Dest			
ret	9	0					
pushl rA	A	0	rA 8				
popl rA	B	0	rA 8				

- 3 -

Y86 Instruction Set #3


Byte	0	1	2	3	4	5	
halt	0	0					
nop	1	0					
cmoveXX rA, rB	2	fn	rA rB				
irmovl V, rB	3	0	8 rB	V			
rmmovl rA, D(rB)	4	0	rA rB	D			
mrmovl D(rB), rA	5	0	rA rB	D			
OPI rA, rB	6	fn	rA rB				
jXX Dest	7	fn		Dest			
call Dest	8	0		Dest			
ret	9	0					
pushl rA	A	0	rA 8				
popl rA	B	0	rA 8				

- 4 -

Building Blocks

Combinational Logic


- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



- 5 -

Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size--bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

- 6 -

HCL Operations

- Classify by type of value returned

Boolean Expressions

- Logic Operations
 - $a \&& b, a || b, !a$
- Word Comparisons
 - $A == B, A != B, A < B, A \leq B, A > B, A \geq B$
- Set Membership
 - $A \in \{B, C, D\}$
 - Same as $A == B || A == C || A == D$

Word Expressions

- Case expressions
 - $[a : A; b : B; c : C]$
 - Evaluate test expressions a, b, c, \dots in sequence
 - Return word expression A, B, C, \dots for first successful test

- 7 -


SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions


Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter




SEQ Stages

- Fetch**
 - Read instruction from instruction memory
- Decode**
 - Read program registers
- Execute**
 - Compute value or address
- Memory**
 - Read or write data
- Write Back**
 - Write program registers
- PC**
 - Update program counter



Instruction Decoding



Instruction Format

- Instruction byte
- Optional register byte
- Optional constant word

icode:ifun

rA:rB

valC

- 10 -

Executing Arith./Logical Operation



- Fetch**
 - Read 2 bytes
- Decode**
 - Read operand registers
- Execute**
 - Perform operation
 - Set condition codes
- Memory**
 - Do nothing
- Write back**
 - Update register
- PC Update**
 - Increment PC by 2

- 11 -


Stage Computation: Arith/Log. Ops

OPI rA, rB	
Fetch	Read instruction byte Read register byte
	valP \leftarrow PC+2
Decode	Compute next PC Read operand A Read operand B
	valA \leftarrow R[rA] valB \leftarrow R[rB]
Execute	Perform ALU operation Set condition code register
Memory	
Write back	Write back result
PC update	Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

- 12 -

Executing `rmmovl`

`rmmovl rA, D(rB)` 

- | | |
|--|--|
| Fetch <ul style="list-style-type: none"> ■ Read 6 bytes | Memory <ul style="list-style-type: none"> ■ Write to memory |
| Decode <ul style="list-style-type: none"> ■ Read operand registers | Write back <ul style="list-style-type: none"> ■ Do nothing |
| Execute <ul style="list-style-type: none"> ■ Compute effective address | PC Update <ul style="list-style-type: none"> ■ Increment PC by 6 |

- 13 -


Stage Computation: `rmmovl`

<code>rmmovl rA, D(rB)</code>	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valC $\leftarrow M_1[PC+2]$ valP $\leftarrow PC+6$
Decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$
Execute	valE $\leftarrow valB + valC$
Memory	$M_0[valE] \leftarrow valA$
Write back	
PC update	PC $\leftarrow valP$

- Use ALU for address computation

- 14 -

Executing `popl`

`popl rA` 

- | | |
|---|--|
| Fetch <ul style="list-style-type: none"> ■ Read 2 bytes | Memory <ul style="list-style-type: none"> ■ Read from old stack pointer |
| Decode <ul style="list-style-type: none"> ■ Read stack pointer | Write back <ul style="list-style-type: none"> ■ Update stack pointer ■ Write result to register |
| Execute <ul style="list-style-type: none"> ■ Increment stack pointer by 4 | PC Update <ul style="list-style-type: none"> ■ Increment PC by 2 |

- 15 -


Stage Computation: `popl`

<code>popl rA</code>	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$
Decode	valA $\leftarrow R[\%esp]$ valB $\leftarrow R[\%esp]$
Execute	valE $\leftarrow valB + 4$
Memory	$valM \leftarrow M_0[valA]$
Write back	$R[\%esp] \leftarrow valE$ $R[rA] \leftarrow valM$
PC update	PC $\leftarrow valP$

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

- 16 -

Executing Jumps



- | | |
|---|--|
| Fetch <ul style="list-style-type: none"> ■ Read 5 bytes ■ Increment PC by 5 | Memory <ul style="list-style-type: none"> ■ Do nothing |
| Decode <ul style="list-style-type: none"> ■ Do nothing | Write back <ul style="list-style-type: none"> ■ Do nothing |
| Execute <ul style="list-style-type: none"> ■ Determine whether to take branch based on jump condition and condition codes | PC Update <ul style="list-style-type: none"> ■ Set PC to Dest if branch taken or to incremented PC if not branch |

- 17 -


Stage Computation: Jumps

<code>jXX Dest</code>	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+5$
Decode	
Execute	$Cnd \leftarrow Cond(CC, ifun)$
Memory	
Write back	
PC update	PC $\leftarrow Cnd ? valC : valP$

- Compute both addresses
- Choose based on setting of condition codes and branch condition

- 18 -

Executing call



Fetch	Memory
■ Read 5 bytes	■ Write incremented PC to new value of stack pointer
■ Increment PC by 5	
Decode	Write back
■ Read stack pointer	■ Update stack pointer
Execute	PC Update
■ Decrement stack pointer by 4	■ Set PC to Dest

- 19 -


Stage Computation: call

call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$
	valC $\leftarrow M_1[PC+1]$
	valP $\leftarrow PC+5$
Decode	valB $\leftarrow R[\%esp]$
Execute	valE $\leftarrow valB + -4$
Memory	$M_1[valE] \leftarrow valP$
Write back	$R[\%esp] \leftarrow valE$
PC update	PC $\leftarrow valC$

- Use ALU to decrement stack pointer
- Store incremented PC

- 20 -

Executing ret



Fetch	Memory
■ Read 1 byte	■ Read return address from old stack pointer
Decode	Write back
■ Read stack pointer	■ Update stack pointer
Execute	PC Update
■ Increment stack pointer by 4	■ Set PC to return address

- 21 -

Stage Computation: ret

ret	
Fetch	icode:ifun $\leftarrow M_1[PC]$
	valA $\leftarrow R[\%esp]$
	valB $\leftarrow R[\%esp]$
Decode	valE $\leftarrow valB + 4$
Execute	$M_1[valA] \leftarrow valM$
Memory	$R[\%esp] \leftarrow valE$
Write back	
PC update	PC $\leftarrow valM$

- Use ALU to increment stack pointer
- Read return address from memory

- 22 -

Computation Steps

OPI rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA,rB $rA:rB \leftarrow M_1[PC+1]$ valC valP $valP \leftarrow PC+2$
Decode	valA, srcA $valA \leftarrow R[rA]$ valB, srcB $valB \leftarrow R[rB]$
Execute	valE $valE \leftarrow valB \text{ OP } valA$ Cond code Set CC
Memory	valM
Write back	dstE $R[rB] \leftarrow valE$ dstM $R[rB] \leftarrow valE$
PC update	PC $PC \leftarrow valP$

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 23 -

Computation Steps

call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA,rB valC valP $valC \leftarrow M_1[PC+1]$ $valP \leftarrow PC+5$
Decode	valA, srcA $valA \leftarrow R[\%esp]$ valB, srcB $valB \leftarrow R[\%esp]$
Execute	valE $valE \leftarrow valB + -4$ Cond code
Memory	valM
Write back	dstE $R[\%esp] \leftarrow valE$ dstM $R[\%esp] \leftarrow valE$
PC update	PC $PC \leftarrow valC$

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 24 -

Computed Values

	Fetch	Execute
icode	Instruction code	valE ALU result
ifun	Instruction function	Cnd Branch/move flag
rA	Instr. Register A	
rB	Instr. Register B	
valC	Instruction constant	valM Value from memory
valP	Incremented PC	
Decode		
srcA	Register ID A	
srcB	Register ID B	
dstE	Destination Register E	
dstM	Destination Register M	
valA	Register value A	
valB	Register value B	

- 25 -


Administrative Break

- Quiz 1 solutions: posted on Moodle, probably late tonight
- Quiz 1 return: on Monday
- Buffer lab: due next Wednesday
- Assignment III: out next Wednesday, due Monday after break

- 26 -

SEQ Hardware

- Key**
- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU
 - Gray boxes: control logic
 - Describe in HCL
 - White ovals: labels for signals
 - Thick lines: 32-bit word values
 - Thin lines: 4-8 bit values
 - Dotted lines: 1-bit values



- 27 -

Fetch Logic

- Predefined Blocks**
- PC: Register containing PC
 - Instruction memory: Read 6 bytes (PC to PC+5)
 - Signal invalid address
 - Split: Divide instruction byte into icode and ifun
 - Align: Get fields for rA, rB, and valC

- 28 -

Fetch Logic

Control Logic


- Instr. Valid: Is this instruction valid?
- icode, ifun: Generate no-op if invalid address
- Need regids: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?

- 29 -

Fetch Control Logic in HCL


```
# Determine instruction code
int icode = [
    imem_error: INOP;
    1: imem_icode;
];

# Determine instruction function
int ifun = [
    imem_error: FNONE;
    1: imem_ifun;
];
```



- 30 -

Fetch Control Logic in HCL



Decode Logic

Register File


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)

Control Logic

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses

Sigals

- Cnd: Indicate whether or not to perform conditional move
- Computed in Execute stage



- 32 -

A Source

Decode	OPI rA, rB	Read operand A
Decode	valA ← R[rA]	
Decode	cmovXX rA, rB	Read operand A
Decode	valA ← R[rA]	
Decode	rmmovl rA, D(rB)	Read operand A
Decode	valA ← R[rA]	
Decode	popl rA	Read stack pointer
Decode	valA ← R[%esp]	
Decode	jXX Dest	No operand
Decode	call Dest	No operand
Decode	ret	
Decode	valA ← R[%esp]	Read stack pointer

```

int srcA = [
  icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
  icode in { IPOPL, IRET } : %ESP;
  1 : RNONE; # Don't need register
];
  
```

- 33 -

E Destination

Write-back	OPI rA, rB	Write back result
Write-back	R[rB] ← valE	Conditionally write back result
Write-back	cmovXX rA, rB	
Write-back	R[rB] ← valE	
Write-back	rmmovl rA, D(rB)	None
Write-back	popl rA	Update stack pointer
Write-back	R[%esp] ← valE	
Write-back	jXX Dest	None
Write-back	call Dest	Update stack pointer
Write-back	R[%esp] ← valE	
Write-back	ret	Update stack pointer
Write-back	R[%esp] ← valE	

```


int dstE = [
  icode in { IRRMOVL } && Cnd : rB;
  icode in { IIRMOVL, IOPL } : rB;
  icode in { IPUSHL, IPOPL, ICALL, IRET } : %ESP;
  1 : RNONE; # Don't write any register
];
  
```

- 34 -

Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- cond
 - Computes conditional jump/move flag



Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?

- 35 -

ALU A Input

Execute	valE ← OP valA	Perform ALU operation
Execute	valE ← 0 + valA	Pass valA through ALU
Execute	rmmovl rA, D(rB)	Compute effective address
Execute	valE ← valB + valC	
Execute	popl rA	Increment stack pointer
Execute	valE ← valB + 4	
Execute	jXX Dest	No operation
Execute	call Dest	Decrement stack pointer
Execute	valE ← valB + -4	
Execute	ret	Increment stack pointer

```

int aluA = [
  icode in { IRRMOVL, IOPL } : valA;
  icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
  icode in { ICALL, IPUSHL } : -4;
  icode in { IRET, IPOPL } : 4;
  # Other instructions don't need ALU
];
  
```

- 36 -

ALU Operation	
Execute	ValE \leftarrow valB OP valA
	Perform ALU operation
Execute	cmovxx rA, rB
	Pass valA through ALU
Execute	valE \leftarrow 0 + valA
	Compute effective address
Execute	xmmovl rA, D(rB)
	Compute effective address
Execute	valE \leftarrow valB + valC
	Compute effective address
Execute	popl rA
	Increment stack pointer
Execute	valE \leftarrow valB + 4
	Increment stack pointer
Execute	JXX Dest
	No operation
Execute	call Dest
	Decrement stack pointer
Execute	valE \leftarrow valB - 4
	Decrement stack pointer
Execute	ret
	Increment stack pointer
Execute	valE \leftarrow valB + 4
	Increment stack pointer
int alufun = [icode == IOPL : ifun; 1 : ALUADD;];	

- 37 -


Memory Logic

Memory

- Reads or writes memory word

Control Logic

- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data




- 38 -

Instruction Status

Control Logic

- stat: What is instruction status?



```
## Determine instruction status
int Stat = [
    imem_error || dmem_error : SADR;
    !instr_valid: SINS;
    icode == IHALT : SHLT;
    1 : SAOK;
];
```

- 39 -

Memory Address

Memory	OPI rA, rB	No operation
Memory	rmmovl rA, D(rB)	Write value to memory
Memory	M _d [valE] \leftarrow valA	Read from stack
Memory	popl rA	No operation
Memory	valM \leftarrow M _d [valA]	Write return value on stack
Memory	JXX Dest	Write return address
Memory	call Dest	Read return address
Memory	M _d [valE] \leftarrow valP	
Memory	ret	
Memory	valM \leftarrow M _d [valA]	

```
int mem_addr = [
    icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
    icode in { IPOPL, IRET } : valA;
    # Other instructions don't need address
];
```

- 40 -

Memory Read

Memory	OPI rA, rB	No operation
Memory	rmmovl rA, D(rB)	Write value to memory
Memory	M _d [valE] \leftarrow valA	Read from stack
Memory	popl rA	No operation
Memory	valM \leftarrow M _d [valA]	Write return value on stack
Memory	JXX Dest	Write return address
Memory	call Dest	
Memory	M _d [valE] \leftarrow valP	
Memory	ret	
Memory	valM \leftarrow M _d [valA]	


```
bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
```

- 41 -

PC Update Logic

New PC

- Select next value of PC



- 42 -

PC Update

OP1 rA, rB	PC update	PC \leftarrow valP	Update PC
rmmovl rA, D(rB)	PC update	PC \leftarrow valP	Update PC
pop1 rA	PC update	PC \leftarrow valP	Update PC
jXX Dest	PC update	PC \leftarrow Cnd ? valC : valP	Update PC
call Dest	PC update	PC \leftarrow valC	Set PC to destination
ret	PC update	PC \leftarrow valM	Set PC to return address

```

int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Cnd : valC;
    icode == IRET : valM;
    1 : valP;
];

```

- 43 -

SEQ Operation

State


- PC register
- Cond. Code register
- Data memory
- Register file
- All updated as clock rises

Combinational Logic

- ALU
- Control logic
- Memory reads
 - Instruction memory
 - Register file
 - Data memory

- 44 -


SEQ Operation #2



- state set according to second irmovl instruction
- combinational logic starting to react to state changes

- 45 -


SEQ Operation #3



- state set according to second irmovl instruction
- combinational logic generates results for addl instruction

- 46 -


SEQ Operation #4



- state set according to addl instruction
- combinational logic starting to react to state changes

- 47 -

SEQ Operation #5



- state set according to addl instruction
- combinational logic generates results for je instruction

- 48 -

SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle