

Sequential Implementation of Y86

CSci 2021: Machine Architecture and Organization
Lecture #19, March 6th, 2015

Your instructor: Stephen McCamant

Based on slides originally by:
Randy Bryant, Dave O'Hallaron, Antonia Zhai

- 1 -

Y86 Instruction Set #1

Byte	0	1	2	3	4	5
halt	0	0				
nop	1	0				
cmovXX rA, rB	2	fn	rA	rB		
irmovl V, rB	3	0	8	rB	V	
rmmovl rA, D(rB)	4	0	rA	rB	D	
mrmovl D(rB), rA	5	0	rA	rB	D	
OpI rA, rB	6	fn	rA	rB		
jXX Dest	7	fn	Dest			
call Dest	8	0	Dest			
ret	9	0				
pushl rA	A	0	rA	8		
popl rA	B	0	rA	8		

rmmovl	2	0
cmovle	2	1
cmovl	2	2
cmovbe	2	3
cmovne	2	4
cmovge	2	5
cmovg	2	6

- 2 -

Y86 Instruction Set #2

Byte	0	1	2	3	4	5
halt	0	0				
nop	1	0				
cmovXX rA, rB	2	fn	rA	rB		
irmovl V, rB	3	0	8	rB	V	
rmmovl rA, D(rB)	4	0	rA	rB	D	
mrmovl D(rB), rA	5	0	rA	rB	D	
OpI rA, rB	6	fn	rA	rB		
jXX Dest	7	fn	Dest			
call Dest	8	0	Dest			
ret	9	0				
pushl rA	A	0	rA	8		
popl rA	B	0	rA	8		

addl	6	0
subl	6	1
andl	6	2
xorl	6	3

- 3 -

Y86 Instruction Set #3

Byte	0	1	2	3	4	5
halt	0	0				
nop	1	0				
cmovXX rA, rB	2	fn	rA	rB		
irmovl V, rB	3	0	8	rB	V	
rmmovl rA, D(rB)	4	0	rA	rB	D	
mrmovl D(rB), rA	5	0	rA	rB	D	
OpI rA, rB	6	fn	rA	rB		
jXX Dest	7	fn	Dest			
call Dest	8	0	Dest			
ret	9	0				
pushl rA	A	0	rA	8		
popl rA	B	0	rA	8		


jmp	7	0
jle	7	1
j1	7	2
je	7	3
jne	7	4
jge	7	5
jg	7	6

- 4 -

Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



- 5 -

Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

- 6 -

HCL Operations

- Classify by type of value returned

Boolean Expressions


- Logic Operations
 - $a \&\& b, a \ || \ b, !a$
- Word Comparisons
 - $A == B, A != B, A < B, A <= B, A >= B, A > B$
- Set Membership
 - $A \text{ in } \{ B, C, D \}$
 - » Same as $A == B \ || \ A == C \ || \ A == D$

Word Expressions

- Case expressions
 - $[a : A; b : B; c : C]$
- Evaluate test expressions a, b, c, \dots in sequence
- Return word expression A, B, C, \dots for first successful test


SEQ Hardware Structure

- State**
- Program counter register (PC)
 - Condition code register (CC)
 - Register File
 - Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions
- Instruction Flow**
- Read instruction at address specified by PC
 - Process through stages
 - Update program counter




SEQ Stages

- Fetch**
 - Read instruction from instruction memory
- Decode**
 - Read program registers
- Execute**
 - Compute value or address
- Memory**
 - Read or write data
- Write Back**
 - Write program registers
- PC**
 - Update program counter




Instruction Decoding



- Instruction Format**
- Instruction byte icode:ifun
 - Optional register byte rA:rB
 - Optional constant word valC

Executing Arith./Logical Operation



- Fetch**
 - Read 2 bytes
- Decode**
 - Read operand registers
- Execute**
 - Perform operation
 - Set condition codes
- Memory**
 - Do nothing
- Write back**
 - Update register
- PC Update**
 - Increment PC by 2

Stage Computation: Arith/Log. Ops

	OP1 rA, rB	
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₂ [PC+1] valP ← PC+2	Read instruction byte Read register byte Compute next PC
Decode	valA ← R[rA] valB ← R[rB]	Read operand A Read operand B
Execute	valE ← valB OP valA Set CC	Perform ALU operation Set condition code register
Memory		
Write back	R[rB] ← valE	Write back result
PC update	PC ← valP	Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing `rmmovl`



- | | |
|---|---|
| Fetch | Memory |
| <ul style="list-style-type: none"> Read 6 bytes | <ul style="list-style-type: none"> Write to memory |
| Decode | Write back |
| <ul style="list-style-type: none"> Read operand registers | <ul style="list-style-type: none"> Do nothing |
| Execute | PC Update |
| <ul style="list-style-type: none"> Compute effective address | <ul style="list-style-type: none"> Increment PC by 6 |

- 13 -


Stage Computation: `rmmovl`

rmmovl rA, D(rB)		
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_4[PC+2]$ $valP \leftarrow PC+6$	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	Read operand A Read operand B
Execute	$valE \leftarrow valB + valC$	Compute effective address
Memory	$M_4[valE] \leftarrow valA$	Write value to memory
Write back		
PC update	$PC \leftarrow valP$	Update PC

- Use ALU for address computation

- 14 -

Executing `popl`



- | | |
|--|--|
| Fetch | Memory |
| <ul style="list-style-type: none"> Read 2 bytes | <ul style="list-style-type: none"> Read from old stack pointer |
| Decode | Write back |
| <ul style="list-style-type: none"> Read stack pointer | <ul style="list-style-type: none"> Update stack pointer Write result to register |
| Execute | PC Update |
| <ul style="list-style-type: none"> Increment stack pointer by 4 | <ul style="list-style-type: none"> Increment PC by 2 |

- 15 -


Stage Computation: `popl`

popl rA		
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	$valA \leftarrow R[\%esp]$ $valB \leftarrow R[\%esp]$	Read stack pointer Read stack pointer
Execute	$valE \leftarrow valB + 4$	Increment stack pointer
Memory	$valM \leftarrow M_4[valA]$	Read from stack
Write back	$R[\%esp] \leftarrow valE$	Update stack pointer
back	$R[rA] \leftarrow valM$	Write back result
PC update	$PC \leftarrow valP$	Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

- 16 -

Executing Jumps



- | | |
|--|---|
| Fetch | Memory |
| <ul style="list-style-type: none"> Read 5 bytes Increment PC by 5 | <ul style="list-style-type: none"> Do nothing |
| Decode | Write back |
| <ul style="list-style-type: none"> Do nothing | <ul style="list-style-type: none"> Do nothing |
| Execute | PC Update |
| <ul style="list-style-type: none"> Determine whether to take branch based on jump condition and condition codes | <ul style="list-style-type: none"> Set PC to Dest if branch taken or to incremented PC if not branch |

- 17 -


Stage Computation: Jumps

jXX Dest		
Fetch	$icode:ifun \leftarrow M_1[PC]$ $valC \leftarrow M_4[PC+1]$ $valP \leftarrow PC+5$	Read instruction byte Read destination address Fall through address
Decode		
Execute	$Cnd \leftarrow Cond(CC,ifun)$	Take branch?
Memory		
Write back		
PC update	$PC \leftarrow Cnd ? valC : valP$	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

- 18 -

Executing call



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

- Read stack pointer

Execute

- Decrement stack pointer by 4

Memory

- Write incremented PC to new value of stack pointer

Write back

- Update stack pointer

PC Update

- Set PC to Dest

- 19 -


Stage Computation: call

call Dest		
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$	Read instruction byte Read destination address Compute return point
Decode	valB $\leftarrow R[\%esp]$	Read stack pointer
Execute	valE $\leftarrow valB + -4$	Decrement stack pointer
Memory	$M_4[valE] \leftarrow valP$	Write return value on stack
Write back	$R[\%esp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valC$	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

- 20 -

Executing ret



Fetch

- Read 1 byte

Decode

- Read stack pointer

Execute

- Increment stack pointer by 4

Memory

- Read return address from old stack pointer

Write back

- Update stack pointer

PC Update

- Set PC to return address

- 21 -

Stage Computation: ret

ret		
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
Decode	valA $\leftarrow R[\%esp]$ valB $\leftarrow R[\%esp]$	Read operand stack pointer Read operand stack pointer
Execute	valE $\leftarrow valB + 4$	Increment stack pointer
Memory	valM $\leftarrow M_4[valA]$	Read return address
Write back	$R[\%esp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valM$	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

- 22 -

Computation Steps

		OPI rA, rB	
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA,rB	rA:rB $\leftarrow M_1[PC+1]$	Read register byte
	valC		[Read constant word]
	valP	valP $\leftarrow PC+2$	Compute next PC
Decode	valA, srcA	valA $\leftarrow R[rA]$	Read operand A
	valB, srcB	valB $\leftarrow R[rB]$	Read operand B
Execute	valE	valE $\leftarrow valB$ OP valA	Perform ALU operation
	Cond code	Set CC	Set condition code register
Memory	valM		[Memory read/write]
Write back	dstE	$R[rB] \leftarrow valE$	Write back ALU result
	dstM		[Write back memory result]
PC update	PC	$PC \leftarrow valP$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 23 -

Computation Steps

		call Dest	
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA,rB		[Read register byte]
	valC	valC $\leftarrow M_4[PC+1]$	Read constant word
	valP	valP $\leftarrow PC+5$	Compute next PC
Decode	valA, srcA		[Read operand A]
	valB, srcB	valB $\leftarrow R[\%esp]$	Read operand B
Execute	valE	valE $\leftarrow valB + -4$	Perform ALU operation
	Cond code		[Set condition code reg.]
Memory	valM	$M_4[valE] \leftarrow valP$	[Memory read/write]
Write back	dstE	$R[\%esp] \leftarrow valE$	[Write back ALU result]
	dstM		Write back memory result
PC update	PC	$PC \leftarrow valC$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 24 -

Computed Values

Fetch

icode	Instruction code
ifun	Instruction function
rA	Instr. Register A
rB	Instr. Register B
valC	Instruction constant
valP	Incremented PC

Decode

srcA	Register ID A
srcB	Register ID B
dstE	Destination Register E
dstM	Destination Register M
valA	Register value A
valB	Register value B

Execute

valE	ALU result
Cnd	Branch/move flag

Memory

valM	Value from memory
------	-------------------

- 25 -

Administrative Break


- Quiz 1 solutions: posted on Moodle, probably late tonight
- Quiz 1 return: on Monday
- Buffer lab: due next Wednesday
- Assignment III: out next Wednesday, due Monday after break

- 26 -

SEQ Hardware


Key

- Blue boxes: predefined hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
 - 32-bit word values
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



- 27 -

Fetch Logic




Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 6 bytes (PC to PC+5)
 - Signal invalid address
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

- 28 -

Fetch Logic



Control Logic


- Instr. Valid: Is this instruction valid?
- icode, ifun: Generate no-op if invalid address
- Need regids: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?

- 29 -

Fetch Control Logic in HCL


```
# Determine instruction code
int icode = [
    imem_error: INOP;
    1: imem_icode;
];

# Determine instruction function
int ifun = [
    imem_error: FNONE;
    1: imem_ifun;
];
```



- 30 -

Fetch Control Logic in HCL



- 31 -

Decode Logic

Register File


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)

Control Logic

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses


Signals

- Cnd: Indicate whether or not to perform conditional move
- Computed in Execute stage




- 32 -

A Source



- 33 -

E Destination



- 34 -


Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- cond
 - Computes conditional jump/move flag


Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



- 35 -

ALU A Input



- 36 -

ALU Operation

Execute	OPl rA, rB $valE \leftarrow valB \text{ OP } valA$	Perform ALU operation
Execute	cmovXX rA, rB $valE \leftarrow 0 + valA$	Pass valA through ALU
Execute	rmmovl rA, D(rB) $valE \leftarrow valB + valC$	Compute effective address
Execute	popl rA $valE \leftarrow valB + 4$	Increase stack pointer
Execute	jXX Dest	No operation
Execute	call Dest $valE \leftarrow valB + -4$	Decrease stack pointer
Execute	ret $valE \leftarrow valB + 4$	Increase stack pointer

```
int alufun = [
    icode == IOPL : ifun;
    1 : ALUADD;
];
```


Memory Logic

Memory

- Reads or writes memory word

Control Logic


- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



Instruction Status

Control Logic

- stat: What is instruction status?



```
## Determine instruction status
int Stat = [
    inmem_error || dmem_error : SADR;
    !instr_valid : SINS;
    icode == IHALT : SHLT;
    1 : SAOK;
];
```

Memory Address

Memory	OPl rA, rB	No operation
Memory	rmmovl rA, D(rB) $M_4[valE] \leftarrow valA$	Write value to memory
Memory	popl rA $valM \leftarrow M_4[valA]$	Read from stack
Memory	jXX Dest	No operation
Memory	call Dest $M_4[valE] \leftarrow valP$	Write return value on stack
Memory	ret $valM \leftarrow M_4[valA]$	Read return address

```
int mem_addr = [
    icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
    icode in { IPOPL, IRET } : valA;
    # Other instructions don't need address
];
```

Memory Read


Memory	OPl rA, rB	No operation
Memory	rmmovl rA, D(rB) $M_4[valE] \leftarrow valA$	Write value to memory
Memory	popl rA $valM \leftarrow M_4[valA]$	Read from stack
Memory	jXX Dest	No operation
Memory	call Dest $M_4[valE] \leftarrow valP$	Write return value on stack
Memory	ret $valM \leftarrow M_4[valA]$	Read return address

```
bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
```

PC Update Logic

New PC

- Select next value of PC




PC Update

OPi rA, rB	
PC update	PC ← valP
	Update PC
rmmovl rA, D(rB)	
PC update	PC ← valP
	Update PC
popl rA	
PC update	PC ← valP
	Update PC
jXX Dest	
PC update	PC ← Cnd ? valC : valP
	Update PC
call Dest	
PC update	PC ← valC
	Set PC to destination
ret	
PC update	PC ← valM
	Set PC to return address

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Cnd : valC;
    icode == IRET : valM;
    1 : valP;
];
```

- 43 -

SEQ Operation



State

- PC register
- Cond. Code register
- Data memory
- Register file

Combinational Logic


- ALU
- Control logic
- Memory reads
 - Instruction memory
 - Register file
 - Data memory

All updated as clock rises

- 44 -

SEQ Operation #2

Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
Cycle 1:	0x000: irmovl 0x0100,%ebx # %ebx ← 0x100			
Cycle 2:	0x000: irmovl 0x0200,%edx # %edx ← 0x200			
Cycle 3:	0x000: addl %edx,%ebx # %ebx ← 0x300 CC ← 000			
Cycle 4:	0x000: je %dest # Not taken			




- state set according to second irmovl instruction
- combinational logic starting to react to state changes

- 45 -

SEQ Operation #3

Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
Cycle 1:	0x000: irmovl 0x0100,%ebx # %ebx ← 0x100			
Cycle 2:	0x000: irmovl 0x0200,%edx # %edx ← 0x200			
Cycle 3:	0x000: addl %edx,%ebx # %ebx ← 0x300 CC ← 000			
Cycle 4:	0x000: je %dest # Not taken			




- state set according to second irmovl instruction
- combinational logic generates results for addl instruction

- 46 -

SEQ Operation #4

Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
Cycle 1:	0x000: irmovl 0x0100,%ebx # %ebx ← 0x100			
Cycle 2:	0x000: irmovl 0x0200,%edx # %edx ← 0x200			
Cycle 3:	0x000: addl %edx,%ebx # %ebx ← 0x300 CC ← 000			
Cycle 4:	0x000: je %dest # Not taken			




- state set according to addl instruction
- combinational logic starting to react to state changes

- 47 -

SEQ Operation #5

Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
Cycle 1:	0x000: irmovl 0x0100,%ebx # %ebx ← 0x100			
Cycle 2:	0x000: irmovl 0x0200,%edx # %edx ← 0x200			
Cycle 3:	0x000: addl %edx,%ebx # %ebx ← 0x300 CC ← 000			
Cycle 4:	0x000: je %dest # Not taken			



- state set according to je instruction
- combinational logic generates results for je instruction

- 48 -

SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle